

1/15




FIG. 1
PRIOR ART




FIG.2

3/15

ITEMS	BUFFER MEMORY CAPACITY	ACCESS FREQUENCY OF MAIN MEMORY
GENERAL METHOD	(4400bit)	—
JPA.No 8-275162 (WITH BUFFER)	(3040bit)	LOW
JPA.No 8-275162 (WITHOUT BUFFER)	(~0bit)	HIGH
EMBODIMENT OF THIS INVENTION	(112bit)	LOW

FIG.3

4/15




FIG.4

5/15




FIG.5

LONGEST REMAINDER WHEN EOB IS DETECTED




FIG.6A

THERE IS EOF IMMEDIATELY AFTER DC COMPONENTS.
16 BIT ARE EMPTY, OTHER IS REMAINDER

LONGEST REMAINDER WHEN EOB IS NOT DETECTED




FIG.6B

WHEN LONGEST CODE (16 BIT) IS NOT INCLUDED,
REMAINDER IS 15 BIT.

6/15

FIG.7A




FIG.7B




FIG.7C




FIG.8A





FIG.8B




FIG.8C



7/15

FIG.9A



ADDRESS STORING CIRCUIT




FIG.9B




FIG.9C

8/15




FIG. 10A

ADDRESS STORING CIRCUIT

3 | 37 | 10 | 5 | 19 | 14 | ~ 21

ENDING FLAG MEMORY

0 | 1 | 0 | 0 | 1 | 1 | ~ 22

FIG. 10B

FIG. 10C




FIG. 11A

ADDRESS STORING CIRCUIT

0 | 7 | 10 | 5 | 19 | 14 | ~ 21

ENDING FLAG MEMORY


1 | 1 | 0 | 0 | 1 | 1 | ~ 22

FIG. 11B

FIG. 11C

9/15

FIG.12A



ADDRESS STORING CIRCUIT


FIG.12B

ENDING FLAG MEMORY

FIG.12C

THE BOSTONIAN

FIG.13A



ADDRESS STORING CIRCUIT


FIG. 13B

ENDING FLAG MEMORY

FIG.13C

10/15

FIG.14A



ADDRESS STORING CIRCUIT

FIG.14B

0	0	4	5	19	14
---	---	---	---	----	----

 ~ 21


ENDING FLAG MEMORY

FIG.14C

1	1	0	0	1	1
---	---	---	---	---	---

 ~ 22

FIG.15A



ADDRESS STORING CIRCUIT

FIG.15B

0	0	6	5	0	14
---	---	---	---	---	----

 ~ 21

ENDING FLAG MEMORY

FIG.15C

1	1	0	0	1	1
---	---	---	---	---	---

 ~ 22

11/15

FIG.16A




FIG.16B

0	0	6	5	0	14
---	---	---	---	---	----

 ~ 21

ENDING FLAG MEMORY

FIG.16C

1	1	0	0	1	1
---	---	---	---	---	---

 ~ 22

FIG.17A




FIG.17B

0	0	2	5	0	0
---	---	---	---	---	---

 ~ 21

ENDING FLAG MEMORY

FIG.17C

1	1	0	0	1	1
---	---	---	---	---	---

 ~ 22

12/15

MEMORY ACCESS FREQUENCY IN PRIOR ART




FIG.18A

MEMORY ACCESS FREQUENCY OF THIS INVENTION




FIG.18B

COMPARISON OF ACCESS FREQUENCY

13/15




FIG. 19

14/15




FIG.20

15/15




FIG.21